Single-Threaded Mode AVF Prediction During Redundant Execution by Blake C. Sutton & Sudhanva Gurumurthi
Single-Threaded Mode AVF Prediction During
Redundant Execution
Blake C. Sutton and Sudhanva Gurumurthi
Department of Computer Science
University of Virginia
Charlottesville, VA 22904
{bcs8d, gurumurthi}@cs.virginia.edu
Abstract—Transient faults can lead to serious errors in ex-
ecution. Providing protection for the processor core against
these faults requires redundant execution, which leads to a
performance loss. However, not all bit ﬂips have equal impact
on the processor. The Architectural Vulnerability Factor (AVF)
quantiﬁes when a soft error is likely to alter the ﬁnal output
and when it has little impact due to the effects of masking.
Thus, redundancy is only important during periods of high AVF.
Although calculating the AVF typically requires post-execution
analysis of the microarchitectural behavior of a program, recent
work has shown it can be estimated online. However, redundant
execution changes the bits that ﬂow through the processor, expos-
ing bottlenecks that single-threaded execution may not display
and slowing overall execution to an unpredictable degree. This
variability complicates estimation of the single-threaded AVF
during redundant execution, making it difﬁcult to decide when
protection is unnecessary due to low vulnerability. To leverage
these low AVF periods without leaving the processor vulnerable to
transient faults, we need a way to track the single-threaded AVF
even when protection is enabled. Our solution is to investigate
the predictability of the single-threaded AVF during redundant
execution and develop predictors for the underlying AVF of three
processor structures. We then evaluate these predictors in a
partial RMT implementation using intelligent toggling with a
sample reliability policy.
I. INTRODUCTION
Transient faults caused by particle strikes are a serious
reliability problem for current and future generations of chips.
Upcoming processors are increasingly vulnerable to these
unpredictable bit ﬂips, which in turn can lead to silent data
corruption (SDC) and other failures. When these faults occur,
they are expensive to correct, and in some cases, catastrophic,
but mechanisms to reduce faults and increase reliability all
incur some performance cost.
Although some applications require a guaranteed, absolute
level of protection from faults, for most consumer-market
applications striking a balance between performance and reli-
ability is the goal. A reliability solution is not attractive if
the performance cost is greater than the amount saved by
preventing some number of faults. In addition, the ability to
tune the strength of fault protection mechanisms after design
time (divorcing policy from mechanism) is desirable to save
the expense of buying a new system when reliability needs or
application fault-tolerance requirements shift.
The Architectural Vulnerability Factor [1] (AVF) is one way
to direct the reliability aspect of this tradeoff. The AVF is a
metric which accounts for the presence of error masking in
modern processors and instruction streams - in other words,
the chance that an occurring fault will actually cause a
deviation from Architecturally Correct Execution (ACE). This
metric is workload-dependent and has been shown to vary
signiﬁcantly over time and application phases [2] [3]. As a
result, the potential exists to take advantage of periods of
low vulnerability to improve performance or power without
sacriﬁcing overall reliability. For example, fault protection can
be reduced or disabled completely whenever the AVF drops
below a certain threshold.
Although the AVF is a useful metric for reliability trade-
offs, it is too time-consuming to precisely calculate online.
Previous work has been done to estimate the AVF online by
tracking the propagation of emulated error bits [4], or using
linear regression to predict the AVF and drive a reliability
solution which selectively toggles Redundant Multithreading
(RMT) [3]. However, both approaches have a limitation - once
the processor has toggled RMT and is running a redundant
thread of execution, there is no way to gauge the underly-
ing vulnerability in order to return to single-threaded mode.
Disabling RMT arbitrarily risks either temporary exposure to
faults while the AVF is newly estimated or wasted performance
from leaving RMT on unnecessarily.
Ideally, we would like to accurately estimate the AVF with
and without redundancy to make the most informed decisions.
However, redundant execution complicates AVF estimation.
During RMT, the amount of work remains the same while the
total load on the processor increases, causing the processor
to exhibit an unpredictable degree of performance degradation
compared to normal execution of a workload. As a result,
current AVF estimation methods must be modiﬁed in order
to provide accurate prediction of the AVF during redundant
execution.
In this paper, we show that it is possible to track the
underlying AVF of three processor structures during RMT
with models adapted for the impact of the second, redundant
thread. To develop these models, we paired the single-threaded
AVF of each processor structure calculated through ofﬂine
simulation with a set of microarchitectural metrics gathered
from running the same simulations under RMT. We then
conducted a regression analysis across the space of metricsto produce three different predictors for each structure. We
measure predictor accuracy by comparing against four work-
loads excluded from the analysis. Finally, we present a partial
RMT implementation driven by our predictors which allows
more ﬂexible and efﬁcient tradeoffs between performance and
reliability.
II. RELATED WORK
Due to the impact of performance-enhancing instructions,
speculative execution, and general code structure, not every
soft error is guaranteed to lead to an observable fault which
alters the end result of a computation. The Architectural
Vulnerability Factor (AVF) is one method of capturing the
effect of this masking on overall reliability [1]. It is a time-
varying, workload-dependent quantity that is essentially the
percentage of cycles that a given structure contains Architec-
turally Correct Execution (ACE) bits - bits which impact the
ﬁnal execution output. There have been several approaches
to estimating the AVF in simulation ofﬂine through anal-
ysis of instruction vulnerabilities or fault injection [1] [5].
Recent work has estimated the AVF online by simulating
fault injection and studying the error propagation through the
instruction stream [4]. There has also been work to predict the
AVF online by using regression analysis from simulation data
to correlate the AVF to a set of microarchitectural metrics
and form an online predictor [3]. The correlation between
individual microarchitectural metrics and vulnerability phase
behavior has also been studied [2]. However, this work was
focused on predicting reliability phases, rather than estimating
the actual value of the AVF at a given time. None of these
approaches to AVF estimation consider the impact of RMT
on the original AVF calculation, or how to track the single-
threaded AVF over time while protection is enabled.
Several forms of partial RMT have already been proposed,
aiming to mitigate the cost of RMT with regard to power [6] or
performance [7] [8]. However, these approaches do not factor
the effects of masking into their protection model and thus
still incur equal cost at times when the AVF is low as when it
is high. Our form of partial RMT seeks to exploit those effects
for performance savings.
III. AVF BEHAVIOR AND RMT
AVF calculation is only valid in single-threaded mode,
since the time redundancy introduced by RMT is designed to
protect only against single faults. RMT changes the observable
performance of the processor - Mukherjee et al. showed that
on average there is a 30% performance degradation, but this
number varies greatly even across a single benchmark [9].
However, since the second thread consists completely of pre-
viously executed instructions, it should be possible to capture
the differences in processor behavior introduced by RMT.
Previous RMT-related research has exploited the common
properties between the redundant threads to boost performance
[10], [9], [8].
Our approach is to use statistical analysis to explore the
relationship between the AVF and various performance metrics
gathered from the processor, as in previous work [3] [2]. This
methodology is appealing because it can pinpoint where to
focus in a large space of metrics and can produce a practical
way to model the AVF. Speciﬁcally, we focus on relating the
AVF to the measurable performance of the processor during
redundant execution. To accomplish this, we calculated the
AVF over regular windows of instructions, then collected
microarchitectural performance metrics separately in RMT
mode. We also collected the same set of metrics during single-
threaded execution, to serve as a basis for comparison and
provide insight into the commonalities between both modes.
With this data, we then conducted separate statistical analyses
between the AVF and our collected metrics for RMT and
single-threaded execution.
A. Data Collection
We chose three buffered processor structures to study - the
Register Update Unit (RUU), the Issue Queue (ISQ), and the
Load Store Queue (LSQ). The AVFs of all of these structures
vary greatly and range from very low to very high depending
on the workload, making them interesting candidates for AVF
prediction. Since the simulation was done ofﬂine, we tracked
202 microarchitectural metrics, including several which are
thread-speciﬁc during RMT. To determine if these thread-
speciﬁc metrics were necessary for prediction, we also added
the totaled versions of each partitioned metric to our set.
We calculated the AVF values in simulation and collected
performancemetrics over ﬁxed windows of 10000 instructions.
For each workload, we ran two separate simulations - one
in single-threaded mode and one with RMT enabled for the
full interval. Since our data is aggregated by instructions
instead of cycles, the performance penalty of RMT has no
impact on the window placement for metrics collected or AVF
calculation. This is an important issue, since RMT’s impact on
performance is highly variable.
Our simulator is SimpleScalar 3.0, modiﬁed to support
RMT and calculate the AVF. Speciﬁcally, the type of RMT
we use is Simultaneous Redundant Threading (SRT), an
RMT variant which leverages the Simultaneous Multithreading
(SMT) microarchitecture and features several performance
enhancements [10]. As input to our simulations, we took
multiple Simpoints from all 26 benchmarks of the SPEC2000
suite. We simulate an eight-wide issue SRT-based processor
with 64 KB level-1 instruction- and data-caches, each of which
are 4-way set-associative with a 32-byte line size, and a 512
KB uniﬁed level-2 cache that is also 4-way set associative with
a 64-byte line size.
B. Regression Analysis
To study AVF predictability in RMT mode, we conducted
a regression analysis between the single-threaded AVF and
our two sets of microarchitectural metrics (single-threaded
and redundantly-threaded). We included the single-threaded
metrics in our analysis to explore the possibility that a common
metric set exists to predict the AVF in both modes. This
would allow reduced implementation cost for the monitoring
architecture, since the same metrics for each structure would
be tracked with or without redundancy. To avoid over-ﬁttingthe data, we excluded four workloads from the regression
analysis (apsi, galgel, mcf, and twolf), in order to use them to
evaluate the predictors.
First, we studied the impact of window size by upsampling
gradually from 10,000 up to 10 million instructions. We use
intervals of 1 million instructions in the remainder of our
analysis, as it offers a compromise between the high amounts
of noise apparent at low window sizes and the decreased
responsiveness to program behavior at very high window sizes.
Next, we used least-squares regression individually against
each of our 202 microarchitectural metrics and calculated
correlation coefﬁcients. We then selected the metric (or met-
rics, for those with very similar correlations) with the highest
correlation for use in a single-variable predictor. This initial
analysis showed that although some metrics stood out with
clear correlations to the AVF, many seemed to have very
similar correlations for no intuitive reason. Studying subgroups
of the training set separately indicated that some metrics
correlated strongly to speciﬁc workloads while correlating very
weakly to others, leading to overall correlations which did not
reﬂect the usefulness of a metric in the predictor. To narrow
down the set under analysis, we excluded those metrics most
speciﬁc to microarchitectural details - for example, the cache
hierarchy and branch predictor metrics.
With the culled set of metrics, we developed more accurate
predictors by adding terms with multiple linear regression.
To do this, we selected the metric with the single highest
correlation as the ﬁrst term of the equation, then continued to
use multiple linear regression individually against each other
metric to determine the combined correlation coefﬁcient for
each model. When given a choice between multiple metrics
with similar correlations, we preferred those with some intu-
itive relationship to the AVF, such as the occupancy of the
fetch queue. For all structures except the LSQ, we stopped
the multiple regression process at 3 terms. In most cases a
plot of correlation coefﬁcients against the number of metrics
revealed a clear “knee” after which the gain in correlation
from additional metrics was greatly decreased. In the case of
the LSQ, the initial correlation was low enough that using 4
terms provided signiﬁcantly greater accuracy over 3.
We developed two multivariable models per structure for
the single-threaded and RMT modes: the most accurate model
for each mode and a model using common metrics for both
modes. To evaluate our predictors, we considered the overall
correlation coefﬁcient - the percentage of variation in the AVF
explainable by the metrics used. To observe the accuracy of
our predictors when applied to previously unseen data, we
calculated the Root Mean Square (RMS) error between the
predicted and actual AVF for the 4 benchmarks excluded from
analysis.
IV. RESULTS
In this section, we discuss our models and evaluate their
accuracy. We also compare the RMT predictors to the accuracy
of the single-threaded predictors and discuss the tradeoffs
involved in using two models with common metrics for single-
threaded and RMT prediction.
Fig. 1: RMS error for the three predictors of the AVF in single-
threaded mode.
As detailed in the previous section, we developed 3 pre-
dictors each for the AVF of the RUU, ISQ, and LSQ. These
models and a description of the variables tracked are shown
in Tables 1 and 2. The ﬁrst model, P1, consists only of the
single most highly correlated metric for each structure, with an
average R2 value of across all structures of 0.65. Our second
model, P2, is the result of multiple linear regression of multiple
metrics, where an effort was made to ﬁnd the common set
of metrics that is most accurate in both the single-threaded
and RMT mode predictor, and has an average R2 value of
0.77. Finally, P3 is the most accurate model, which does not
guarantee that the same metrics are used in each model, and
has an average R2 value of 0.79. The R2 value for a predictor
measures the amount of variation in the AVF explainable by
our metrics - thus, even our simplest model, P1, is relatively
sensitive to the AVF variation even while running a redundant
thread.
Figure 1 shows the RMS error of the RMT mode predictors
for apsi, galgel, mcf, and twolf, the benchmarks excluded
from regression analysis. Figure 2 shows the same calculation
for the single-threaded models. As in previous work [3],
the overall correlation and accuracy of prediction from the
single-threaded metrics is relatively good. However, the RMT
mode generally shows a higher RMS error and lower overall
correlation. This is due to the addition of the redundant thread,
which introduces bottlenecks and other irregularities for some
workloads that did not exist in the single-threaded execution.
We are currently studying this behavior more carefully to
understand the reasons behind it. One consideration is that the
memory hierarchy of the SRT processor is outside the Sphere
of Replication (SOR), and thus unaffected by performance
slowdowns from RMT. Since in SRT the LVQ buffers values
that the leading thread reads from memory to the redundant
thread, if an application’s performance is driven (even tem-
porarily) by memory delays it is likely to have an impact that
is not captured by our analysis. Thus memory latency has
the potential to completely hide the performance cost of the
redundant thread.
It is important to note that although P3 tends to be more
accurate than the common model P2, and both are usually
more accurate than P1, there is no guarantee of a lower
RMS error for any single predictor across all benchmarksVar. Description
Ro RUU occupancy
Lo LSQ occupancy
I Total instructions executed
(speculative and committed)
I1
Total instructions executed
by trailing thread
B Total branches executed
(speculative and committed)
L Total loads executed
(speculative and committed)
Io IFQ occupancy, thread 0
ASC Average number of slip cycles
Pred. Struct. Equation - for Single-Threaded Mode R2
P1 RUU −2.35 + (.68Ro) 0.7955
ISQ −2.08 + (1.37Lo) 0.85
LSQ 4.35 + (1.17Lo) 0.57
P2 RUU 22.59 + (0.57Ro) − (8.20e−5B) − (2.60e−5L) 0.85
ISQ 23.19 + (1.23Lo) − (4.11e−5B) − (1.52e−5I) 0.90
LSQ 1.42 + (3.00Io) + (0.05IPB) − (3.00CPI) 0.68
P3 RUU 39.12 + (0.62Ro) − (1.04e−5L − (2.97e−5I) 0.83
ISQ 29.47 − (1.29Lo) − (2.59e−5I) 0.89
LSQ −.83 + (0.30Ro) + (0.043IPB) − (2.73CPI) + (0.51Lo 0.75
Pred. Struct. Equation - for RMT Mode R2
P1 RUU 7.18 + (5.31Io) 0.66
ISQ 0.70 + (2.63Lo) 0.74
LSQ 6.20 + (2.98Lo) 0.53
P2 RUU 7.86 + (1.06Ro) + (7.55e−6B) − (4.77e−5L) 0.71
ISQ −23.31 + (2.69Lo) − (7.42e−5B) + (1.84e−5I 0.90
LSQ 4.67 + (4.05Io) + (0.05IPB) − (3.10CPI) 0.69
P3 RUU 33.73 + (1.28Ro) + (1.10e−4I1) − (7.16e−5I) 0.79
ISQ 35.95 + (2.69Lo) − (7.42e−5I1) + (1.84e−5I) 0.86
LSQ 11.48 + (0.47Io) + (3.65Io) + (0.05IPB)+ 0.71
(16.73e−6CPI) + (0.16ASC)
Table 1: Description of the variables used in
Table 2.
Table 2: Predictors for single-threaded and RMT mode from our regression analysis for RUU,
LSQ, and ISQ. P1 is our single-variable linear predictor model, P2 is our model sharing all
terms with RMT mode model, and P3 is our hybrid model sharing all terms but one.
Fig. 2: RMS error for the three predictors of the AVF from
RMT mode.
and structures. For example, the mcf benchmark seems to be
particularly problematic to predict in both single-threaded and
RMT mode, showing high error levels for both the LSQ and
RUU. This indicates that there is some aspect of application
behavior that is not captured by the metrics used in the
predictors. For example, we ﬁnd that the average miss-rate in
the L1 data-cache across all the Simpoints for mcf is 31.3%
which is signiﬁcantly higher than the miss-rate for the other
benchmarks. As mentioned previously, since the L1 data-cache
lies outside the Sphere of Replication and we do not use
microarchitectural metrics related to the memory hierarchy
to build the predictors, our methodology needs to calibrated
to target workloads such as mcf to predict AVF with greater
accuracy.
Figure 3 shows another view of predictor accuracy, where
the predicted AVF in RMT mode is plotted against the
calculated AVF for the ﬁrst Simpoint of mcf. Although the
prediction is never guaranteed to be lower or higher than the
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Fig. 3: Variation in the single-threaded AVF and its corre-
sponding prediction during RMT.
actual value, it is clear that the prediction closely follows
the variation of the actual AVF, indicating a relative level of
accuracy and responsiveness.
V. APPLICATION: INTELLIGENT RMT TOGGLING
To show the utility of RMT prediction, we present a partial
RMT implementation which allows a more ﬂexible compro-
mise between performance and reliability during program ex-
ecution. RMT toggling provides performance savings by only
enabling protection from faults for certain periods, which are
determined by a user-speciﬁed reliability policy. The toggling
is driven by the AVF predictors from the previous section in
single-threaded and RMT mode, which could be calculated
using a weighted sum from a set of hardware performance
counters.We evaluate the beneﬁt of RMT prediction to toggling in
terms of performance and reliability by comparing against
three cases: the case where RMT is never turned on, the
case where RMT is always turned on, and a periodic toggling
implementation which tracks the single-threaded AVF and
toggles off automatically after 10 million cycles. For toggling,
we chose to enable RMT whenever the maximum of the AVFs
of the three structures exceeds a given threshold, and disable
it once the collective AVF is below the same threshold. Of
course, the space of possible policies is rich and our choice is
only one example.
Fig. 4: Comparison of IPC over time for twolf. The two curves
representing no RMT and all RMT bracket the toggling curves.
The AVF threshold is 25.
To illustrate the beneﬁts of predicting AVFs during RMT
mode, Figure 4 shows the IPC of the twolf benchmark over
time for all four choices, with an AVF threshold of 25 for
toggling. Both toggling implementations are bracketed by the
maximum IPC (no RMT) and the minimum IPC (complete
RMT). However, RMT prediction shows better overall per-
formance than periodic toggling, since the latter must remain
on for at least 10 million cycles, while the RMT prediction-
based toggling can make more ﬁne-grained decisions. For this
example, RMT prediction leads to an overall IPC savings of
13% compared to periodic toggling, and 54% compared to full
RMT.
RMT prediction-based toggling also provides better protec-
tion than periodic toggling. Since periodic toggling uses no
estimate of the underlying AVF, after RMT is toggled off the
processor can run unprotected for one data collection period
before the single-threaded predictor can re-enable protection.
RMT prediction-based toggling remedies this issue. Figure
5 demonstrates vulnerable periods which are eliminated by
RMT prediction-based toggling. Here, the AVF threshold is
set to 15 to highlight the toggling behavior if the AVF curve
never falls below the threshold. The points when the AVF
is zero represent periods when RMT is enabled, since all of
the instructions executed are protected by redundancy, and
the spikes above the threshold represent points where the
processor has mistakenly disabled RMT. Thus, with periodic
toggling the processor is vulnerable at 5 points and violates the
Fig. 5: Vulnerability comparison for twolf: completely dis-
abled RMT, periodic toggling, and RMT prediction toggling.
In this ﬁgure the AVF threshold is 15 (see dashed line).
reliability policy, while with RMT prediction-based toggling
the processor is never exposed.
VI. CONCLUSIONS
In this paper, we address an important open problem in
runtime AVF prediction – estimating the single-threaded mode
AVF when the processor is operating in redundant mode.
Knowing the single-threaded mode AVF is important in for-
mulating policies that make informed decisions about when
to disable redundant execution so that one could optimize for
performance or power while still meeting reliability goals. We
show that it is possible to design regression-based predictors
that use microarchitectural metrics measured during redundant
execution to accurately estimate the runtime variations in the
AVF if the processor were running in single-threaded mode.
We present and evaluate three such predictors. We ﬁnally
demonstrate how we could use these predictors with a partial
RMT scheme that intelligently toggles redundant execution
based on AVF variations in the single-threaded mode.
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